profile-img
Kapil Prajapat posted an Question
January 28, 2022 • 22:15 pm 30 points
  • IIT JAM
  • Physics (PH)

Q.40 figure shows a circuit diagram comprising boolean logic gates and the corresponding timing diagrams show the digital signals at various points in the circu

Q.40 Figure shows a circuit diagram comprising Boolean logic gates and the corresponding timing diagrams show the digital signals at various points in the circuit. Which of the following is/are true? UU (A) Points 3 and 7 are shorted. (B) The NOT gate on the right is faulty. (C) The AND gate is faulty and acts like a NOR gate. (D) The AND gate is faulty and acts like an OR gate.

1 Answer(s) Answer Now
  • 0 Likes
  • 1 Comments
  • 0 Shares
  • Ashish bhargava Best Answer

    See attached file

    cropped4064503108636159962.jpg
    eduncle-logo-app

    faulty ka matalab kya hota h?

    eduncle-logo-app

    faulty matlab 'kharaab', isko AND gate ki tarah behave krna chahiye, but ye OR gate ki tarah work kr rha h, isliye ye faulty h

    eduncle-logo-app

    I like it.

whatsapp-btn

Do You Want Better RANK in Your Exam?

Start Your Preparations with Eduncle’s FREE Study Material

  • Updated Syllabus, Paper Pattern & Full Exam Details
  • Sample Theory of Most Important Topic
  • Model Test Paper with Detailed Solutions
  • Last 5 Years Question Papers & Answers